Copper Integration In Self Aligned Dual Damascene Architecture

Abstract

In this paper, we will demonstrate the compatibility of copper metallization in a Self Aligned Dual Damascene architecture with 0.18pm CMOS technology requirements. This Cu metallization has also been used, for the first time, as the fifth level of metal of a 2cm2 0.35pm microprocessor for integrability demonstration on 200" wafers.