Behavior of surface oxide and intermetallic compounds in interconnections of micro Sn-Ag solder bumps

T. Suga, H. Ozaki, H. Ozawa
{"title":"Behavior of surface oxide and intermetallic compounds in interconnections of micro Sn-Ag solder bumps","authors":"T. Suga, H. Ozaki, H. Ozawa","doi":"10.1109/ECTC.2006.1645797","DOIUrl":null,"url":null,"abstract":"A flip-chip technology was put into practical use by interconnecting a chip-on-chip (CoC) with several thousands of micro-solder bumps with a diameter of 30 mum. Using this technology, the signal transmission rate between chips became comparable to system on chip (SOC) technology. This success with interconnects owes much to the characterization and control of the surface oxidation behavior of solder bumps and the growth of intermetallic compounds (IMCs), which influences the yield and reliability of solder bump interconnections. We clarified the growth behavior of solder oxide film and IMCs at the bonded interface of Sn 3.5 wt.% Ag solder bumps on Ni electrodes in the present research. As a result, we found an oxide film of solder with an initial thickness of 3 to 4 nm saturated at around 5 nm demonstrating an excellent solder interconnect. Although the interface between the solder and Sn-Ni IMCs roughens as they grow, the smoothness can be recovered by annealing at 100degC for 100 hr, resulting in a decrease in the fraction of the defect failure mode from 6% to about 0 to 3%","PeriodicalId":194969,"journal":{"name":"56th Electronic Components and Technology Conference 2006","volume":"58 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2006-07-05","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"56th Electronic Components and Technology Conference 2006","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ECTC.2006.1645797","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3

Abstract

A flip-chip technology was put into practical use by interconnecting a chip-on-chip (CoC) with several thousands of micro-solder bumps with a diameter of 30 mum. Using this technology, the signal transmission rate between chips became comparable to system on chip (SOC) technology. This success with interconnects owes much to the characterization and control of the surface oxidation behavior of solder bumps and the growth of intermetallic compounds (IMCs), which influences the yield and reliability of solder bump interconnections. We clarified the growth behavior of solder oxide film and IMCs at the bonded interface of Sn 3.5 wt.% Ag solder bumps on Ni electrodes in the present research. As a result, we found an oxide film of solder with an initial thickness of 3 to 4 nm saturated at around 5 nm demonstrating an excellent solder interconnect. Although the interface between the solder and Sn-Ni IMCs roughens as they grow, the smoothness can be recovered by annealing at 100degC for 100 hr, resulting in a decrease in the fraction of the defect failure mode from 6% to about 0 to 3%
表面氧化物和金属间化合物在微锡银焊点互连中的行为
通过将片上芯片(CoC)与数千个直径为30微米的微焊点互连,将倒装芯片技术投入实际应用。使用该技术,芯片之间的信号传输速率可以与片上系统(SOC)技术相媲美。这种互连的成功在很大程度上归功于对焊料凸点表面氧化行为的表征和控制,以及金属间化合物(IMCs)的生长,这影响了焊料凸点互连的良率和可靠性。本文研究了sn3.5 wt.% Ag焊点在Ni电极上的结合界面上氧化锡膜和IMCs的生长行为。结果,我们发现初始厚度为3至4nm的焊料氧化膜在5nm左右饱和,显示出优异的焊料互连。尽管钎料与Sn-Ni IMCs之间的界面随着钎料的生长而变得粗糙,但通过在100℃下退火100小时可以恢复光滑性,从而使缺陷失效模式的比例从6%降低到约0 - 3%
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信