Advanced double-gate fully-depleted silicon-on-insulator (DG-FDSOI) device and device impact on circuit design & power management

T. Dao
{"title":"Advanced double-gate fully-depleted silicon-on-insulator (DG-FDSOI) device and device impact on circuit design & power management","authors":"T. Dao","doi":"10.1109/ICICDT.2004.1309917","DOIUrl":null,"url":null,"abstract":"Power consumption including leakage current is becoming one of the most important limiting factors in VLSI, especially in the sub-65nm technologies. While technologies are facing multiple challenges in scaling, there have been successful developments on reduction of power consumption and leakage current in circuit and system design techniques based on the cooperation between two traditionally separated technical fields - technology and design. The benefits of separate gate access capability of DG-FDSOI technology on supporting these kinds of cooperation techniques have been addressed together with the impact on circuit designs which take advantages of this technology.","PeriodicalId":158994,"journal":{"name":"2004 International Conference on Integrated Circuit Design and Technology (IEEE Cat. No.04EX866)","volume":"14 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2004-10-04","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"5","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2004 International Conference on Integrated Circuit Design and Technology (IEEE Cat. No.04EX866)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICICDT.2004.1309917","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 5

Abstract

Power consumption including leakage current is becoming one of the most important limiting factors in VLSI, especially in the sub-65nm technologies. While technologies are facing multiple challenges in scaling, there have been successful developments on reduction of power consumption and leakage current in circuit and system design techniques based on the cooperation between two traditionally separated technical fields - technology and design. The benefits of separate gate access capability of DG-FDSOI technology on supporting these kinds of cooperation techniques have been addressed together with the impact on circuit designs which take advantages of this technology.
先进的双栅全耗尽绝缘体上硅(DG-FDSOI)器件及其对电路设计和电源管理的影响
包括漏电流在内的功耗正成为VLSI中最重要的限制因素之一,特别是在65nm以下的技术中。虽然技术在规模上面临着多重挑战,但基于两个传统上分离的技术领域-技术和设计之间的合作,电路和系统设计技术在降低功耗和泄漏电流方面取得了成功的发展。本文讨论了DG-FDSOI技术的分离门接入能力对支持这些类型的合作技术的好处,以及对利用该技术的电路设计的影响。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信