Hierarchical critical area extraction with the EYE tool

G. A. Allan, A. Walton
{"title":"Hierarchical critical area extraction with the EYE tool","authors":"G. A. Allan, A. Walton","doi":"10.1109/DFTVS.1995.476934","DOIUrl":null,"url":null,"abstract":"A software tool to extract critical areas from commercial IC mask data is reported. The EYE (Edinburgh Yield Estimator) tool uses fast O(NlogN) critical area algorithms and is able to perform operations hierarchically making it suitable for use on large devices. The tool has applications in yield prediction, optimising the manufacturability of IC layout, and the generation of defect sensitivity visualisation aids in the form of fault probability maps.","PeriodicalId":362167,"journal":{"name":"Proceedings of International Workshop on Defect and Fault Tolerance in VLSI","volume":"63 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1995-11-13","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"29","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of International Workshop on Defect and Fault Tolerance in VLSI","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/DFTVS.1995.476934","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 29

Abstract

A software tool to extract critical areas from commercial IC mask data is reported. The EYE (Edinburgh Yield Estimator) tool uses fast O(NlogN) critical area algorithms and is able to perform operations hierarchically making it suitable for use on large devices. The tool has applications in yield prediction, optimising the manufacturability of IC layout, and the generation of defect sensitivity visualisation aids in the form of fault probability maps.
用EYE工具分层提取关键区域
报道了一种从商用IC掩模数据中提取关键区域的软件工具。EYE (Edinburgh Yield Estimator)工具使用快速O(NlogN)关键区域算法,能够分层执行操作,适合在大型设备上使用。该工具可用于良率预测,优化集成电路布局的可制造性,以及以故障概率图的形式生成缺陷灵敏度可视化辅助工具。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信