Electrical analysis of low distortion transmission design and stacking TSVs on silicon interposer

Abstract

In this paper, the performance of GSG co-planar waveguide (CPW) type transmission line on silicon interposer and stacking memories by through-silicon-vias (TSVs) are analyzed. The high conductor loss of fine lines will cause the impedance varying with frequency and make the reflection loss minor. Furthermore the flat attenuation of such fine line will result in low distortion waveforms and have better jitter performance compared to conventional wire-bonded memory stacking and PCB routing design. Both frequency and time domain are discussed and analyzed.