Adhesive and conductive adhesive flip chip bonding

R. Zenner, G. Connell, J. Gerber
{"title":"Adhesive and conductive adhesive flip chip bonding","authors":"R. Zenner, G. Connell, J. Gerber","doi":"10.1109/ISAPM.1997.581272","DOIUrl":null,"url":null,"abstract":"Over the past decade the use of adhesives for electronic interconnect has been driven by the explosive growth of flat panel liquid crystal displays (LCD). Developed and used primarily by Japanese manufacturers of consumer products, particle-loaded adhesive films fulfilled a need in LCDs that could not be met by solder reflow: low temperature, high line density (to 50 /spl mu/m pitch) electrical interconnect to indium tin oxide (ITO) traces on glass. Adhesives may also be used for flip-chip assembly. The advantages of flip-chip attach technology are the same for solder or adhesive technology: footprint reduction, low interconnect resistance, short signal line length, and elimination of single-chip packaging costs. Lower parasitics decrease rise times and decrease power requirements. To prevent differential thermal expansion induced solder fatigue, flip-chip attachment using solder reflow requires the use of an underfill adhesive applied in a separate time-consuming process. Adhesive films described in this paper inherently provide an underfill, serve as environmental protection for the chip face, as well as make a solderless electrical connection. Performance results for fine pitch chips have shown stable interconnect resistance below 10 m/spl Omega/ for bumped chip applications and approximately 100 m/spl Omega/ with unbumped chip test vehicles. The adhesive flip-chip bonding process and environmental stress results will be presented in this paper.","PeriodicalId":248825,"journal":{"name":"Proceedings 3rd International Symposium on Advanced Packaging Materials Processes, Properties and Interfaces","volume":"18 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1997-03-09","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"6","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings 3rd International Symposium on Advanced Packaging Materials Processes, Properties and Interfaces","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISAPM.1997.581272","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 6

Abstract

Over the past decade the use of adhesives for electronic interconnect has been driven by the explosive growth of flat panel liquid crystal displays (LCD). Developed and used primarily by Japanese manufacturers of consumer products, particle-loaded adhesive films fulfilled a need in LCDs that could not be met by solder reflow: low temperature, high line density (to 50 /spl mu/m pitch) electrical interconnect to indium tin oxide (ITO) traces on glass. Adhesives may also be used for flip-chip assembly. The advantages of flip-chip attach technology are the same for solder or adhesive technology: footprint reduction, low interconnect resistance, short signal line length, and elimination of single-chip packaging costs. Lower parasitics decrease rise times and decrease power requirements. To prevent differential thermal expansion induced solder fatigue, flip-chip attachment using solder reflow requires the use of an underfill adhesive applied in a separate time-consuming process. Adhesive films described in this paper inherently provide an underfill, serve as environmental protection for the chip face, as well as make a solderless electrical connection. Performance results for fine pitch chips have shown stable interconnect resistance below 10 m/spl Omega/ for bumped chip applications and approximately 100 m/spl Omega/ with unbumped chip test vehicles. The adhesive flip-chip bonding process and environmental stress results will be presented in this paper.
胶粘剂和导电胶粘剂倒装芯片粘接
在过去的十年中,平板液晶显示器(LCD)的爆炸式增长推动了胶粘剂在电子互连中的应用。颗粒加载胶膜主要由日本消费品制造商开发和使用,满足了lcd中焊料回流无法满足的需求:低温,高线密度(50 /spl mu/m间距)与玻璃上氧化铟锡(ITO)走线的电气互连。粘合剂也可用于倒装芯片组装。倒装芯片连接技术的优点与焊料或粘合剂技术相同:占地面积减少,互连电阻低,信号线长度短,并且消除了单芯片封装成本。较低的寄生率减少上升时间和降低功率需求。为了防止差热膨胀引起的焊料疲劳,使用焊料回流的倒装芯片连接需要在单独的耗时过程中使用下填充粘合剂。本文描述的胶膜本质上提供了一种下填料,对芯片表面起到环保作用,并进行无焊电气连接。细间距芯片的性能结果表明,对于凹凸芯片应用,互连电阻稳定在10 m/spl ω /以下,对于凹凸芯片测试车辆,互连电阻约为100 m/spl ω /。本文将介绍胶粘剂倒装芯片的粘合过程和环境应力结果。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信