M. Souza, M. Emam, D. Vanhoenacker-Janvier, Jean-Pierre Raskin, Denis Flandre, M. Pavanello
{"title":"Comparison between the behavior of submicron graded-channel SOI nMOSFETs with fully- and partially-depleted operations in a wide temperature range","authors":"M. Souza, M. Emam, D. Vanhoenacker-Janvier, Jean-Pierre Raskin, Denis Flandre, M. Pavanello","doi":"10.1109/SOI.2010.5641388","DOIUrl":null,"url":null,"abstract":"In this work electrical properties of GC SOI nMOSFETs from two different technologies were presented for temperatures ranging between 90K and 380K. It has been shown that the increase of mobility with temperature reduction is larger than for devices with lighter dopind levels. Heavily doped GC from transistors shown constant threshold voltage over the entire temperature range, as it lies close to the ZTC point. Although the temperature lowering leads devices to operate in full depletion, GC devices with thin gate oxide presented GIFBE effect due to the leakage current reduction. The subthreshold swing of heavily doped GC transistors have shown to depart the theoretical limit for T higher than 250K, indicating a change in the operation mode from fully to partially-depleted.","PeriodicalId":227302,"journal":{"name":"2010 IEEE International SOI Conference (SOI)","volume":"24 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2010-11-18","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2010 IEEE International SOI Conference (SOI)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SOI.2010.5641388","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2
Abstract
In this work electrical properties of GC SOI nMOSFETs from two different technologies were presented for temperatures ranging between 90K and 380K. It has been shown that the increase of mobility with temperature reduction is larger than for devices with lighter dopind levels. Heavily doped GC from transistors shown constant threshold voltage over the entire temperature range, as it lies close to the ZTC point. Although the temperature lowering leads devices to operate in full depletion, GC devices with thin gate oxide presented GIFBE effect due to the leakage current reduction. The subthreshold swing of heavily doped GC transistors have shown to depart the theoretical limit for T higher than 250K, indicating a change in the operation mode from fully to partially-depleted.
本文研究了两种不同工艺制备的GC SOI nmosfet在90K ~ 380K温度范围内的电学性能。研究表明,随着温度的降低,迁移率的增加比掺杂水平较轻的器件要大。来自晶体管的重掺杂GC在整个温度范围内显示恒定的阈值电压,因为它靠近ZTC点。虽然温度降低导致器件在完全耗尽状态下工作,但薄栅极氧化物的GC器件由于泄漏电流减少而呈现GIFBE效应。高掺杂GC晶体管的亚阈值摆幅在T高于250K时偏离理论极限,表明工作模式从完全耗尽到部分耗尽的变化。