Hardware compression speeds on bitmap fail display

Abstract

A unique lossless data compression algorithm has been implemented into a Bitmap Display Processor. This scanner hardware will allow massive non-lossy compression of bitmap failure images on the order of 10000 to one. The capability should allow new opportunities for testing speed and qualities, with small file sizes and fast image updates.