Local stress analysis in devices by FIB

R. Kregting, S. Gielen, W. V. van Driel, P. Alkemade, H. Miro, J. Kamminga
{"title":"Local stress analysis in devices by FIB","authors":"R. Kregting, S. Gielen, W. V. van Driel, P. Alkemade, H. Miro, J. Kamminga","doi":"10.1109/ESIME.2010.5464520","DOIUrl":null,"url":null,"abstract":"Intrinsic stresses in bondpads may lead to early failure of IC's. In order to determine the intrinsic stresses in semiconductor structures, a new procedure is set up. This procedure is a combined experimental/numerical approach which consists of the following steps: First, a conductive gold layer (20 nm thickness) is deposited on the power line surface; subsequently markers (small holes) for Digital Image Correlation (DIC) purposes are added using a focused ion beam (FIB). Next, a scanning electron microscope (SEM) is used to image the original (‘before’) surface. The FIB is then used to mill a slot into the surface to release the intrinsic stresses, which results in contraction of the surface. Finally, a SEM image is made of the contracted (‘after’) surface. DIC is used to determine in-plane displacements due to FIB milling. DIC performance was verified by the traditional strain gauge approach.","PeriodicalId":152004,"journal":{"name":"2010 11th International Thermal, Mechanical & Multi-Physics Simulation, and Experiments in Microelectronics and Microsystems (EuroSimE)","volume":"17 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2010-04-26","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2010 11th International Thermal, Mechanical & Multi-Physics Simulation, and Experiments in Microelectronics and Microsystems (EuroSimE)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ESIME.2010.5464520","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

Intrinsic stresses in bondpads may lead to early failure of IC's. In order to determine the intrinsic stresses in semiconductor structures, a new procedure is set up. This procedure is a combined experimental/numerical approach which consists of the following steps: First, a conductive gold layer (20 nm thickness) is deposited on the power line surface; subsequently markers (small holes) for Digital Image Correlation (DIC) purposes are added using a focused ion beam (FIB). Next, a scanning electron microscope (SEM) is used to image the original (‘before’) surface. The FIB is then used to mill a slot into the surface to release the intrinsic stresses, which results in contraction of the surface. Finally, a SEM image is made of the contracted (‘after’) surface. DIC is used to determine in-plane displacements due to FIB milling. DIC performance was verified by the traditional strain gauge approach.
用FIB分析装置局部应力
键垫的内在应力可能导致集成电路的早期失效。为了确定半导体结构中的本征应力,建立了一种新的计算方法。该过程是一种实验/数值相结合的方法,包括以下步骤:首先,在电力线表面沉积导电金层(20nm厚度);随后使用聚焦离子束(FIB)添加用于数字图像相关(DIC)目的的标记(小孔)。接下来,使用扫描电子显微镜(SEM)对原始(“之前”)表面成像。然后使用FIB在表面上铣削槽以释放固有应力,从而导致表面收缩。最后,对收缩后的表面进行扫描电镜成像。DIC用于确定FIB铣削引起的面内位移。采用传统的应变片法验证了DIC的性能。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信