High-performance CMOS fabricated on ultrathin BESOI with sub-10 nm ttv

S. S. Iyer, M. Tejwani, P. Pitner, T. Sedgwick, G. Shahidi
{"title":"High-performance CMOS fabricated on ultrathin BESOI with sub-10 nm ttv","authors":"S. S. Iyer, M. Tejwani, P. Pitner, T. Sedgwick, G. Shahidi","doi":"10.1109/SOI.1993.344562","DOIUrl":null,"url":null,"abstract":"Ultra thin Bond and Etch-back Silicon On Insulator (BESOI) in the thickness range of 75 to 100 nn offers the potential for performance enhancement in both CMOS and BiCMOS technology. To be useful, however, a very low total thickness variation (ttv) is desirable, typically below 10 nm. SIMOX can obtain high uniformity, but has high residual defect densities. Recently, a plasma-based thinning process has been able to demonstrate impressive results in thinning conventional bonded SOI wafers to ultra thin high ttv dimensions.<<ETX>>","PeriodicalId":308249,"journal":{"name":"Proceedings of 1993 IEEE International SOI Conference","volume":"16 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1993-10-05","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of 1993 IEEE International SOI Conference","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SOI.1993.344562","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3

Abstract

Ultra thin Bond and Etch-back Silicon On Insulator (BESOI) in the thickness range of 75 to 100 nn offers the potential for performance enhancement in both CMOS and BiCMOS technology. To be useful, however, a very low total thickness variation (ttv) is desirable, typically below 10 nm. SIMOX can obtain high uniformity, but has high residual defect densities. Recently, a plasma-based thinning process has been able to demonstrate impressive results in thinning conventional bonded SOI wafers to ultra thin high ttv dimensions.<>
在超薄BESOI上制造的高性能CMOS具有低于10 nm的ttv
厚度范围为75至100 nn的超薄键合和反蚀刻绝缘体硅(BESOI)为CMOS和BiCMOS技术的性能提升提供了潜力。然而,为了有用,非常低的总厚度变化(ttv)是可取的,通常低于10纳米。SIMOX可以获得较高的均匀性,但其残余缺陷密度较高。最近,一种基于等离子体的减薄工艺在将传统键合SOI晶圆减薄到超薄高ttv尺寸方面取得了令人印象深刻的成果。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信