Scaling challenges of MOSFET for 32nm node and beyond

Abstract

Scaling challenges for MOSFET fabrication process with design rule of 32nm and below will be reviewed. This paper will especially focus on the scaling issues of conventional planar bulk CMOS technology and discuss about multiple stress engineering, junction engineering and high-k/metal gate stack as key technology boosters to enhance CMOS performance with scaled dimensions.