Chih-Wea Wang, C. Lai, Chi-Feng Wu, Shih-Arn Hwang, Ying-Hsi Lin
{"title":"On-chip interconnection design and SoC integration with OCP","authors":"Chih-Wea Wang, C. Lai, Chi-Feng Wu, Shih-Arn Hwang, Ying-Hsi Lin","doi":"10.1109/VDAT.2008.4542404","DOIUrl":null,"url":null,"abstract":"With the increasing complexity of modern system-on-chip (SoC) designs, more and more intellectual property (IP) blocks will be integrated into a chip. An open and flexible standard for IP core interface is quickly becoming necessary for efficient on-chip interconnection design and SoC integration. In this paper, we address the issues and share experiences on using Open Core Protocol (OCP) as the standard interface protocol, defining reusable profiles to fit different IPs, on-chip interconnection design, verification, and SoC integration with them.","PeriodicalId":156790,"journal":{"name":"2008 IEEE International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","volume":"36 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2008-04-23","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"23","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2008 IEEE International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VDAT.2008.4542404","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 23
Abstract
With the increasing complexity of modern system-on-chip (SoC) designs, more and more intellectual property (IP) blocks will be integrated into a chip. An open and flexible standard for IP core interface is quickly becoming necessary for efficient on-chip interconnection design and SoC integration. In this paper, we address the issues and share experiences on using Open Core Protocol (OCP) as the standard interface protocol, defining reusable profiles to fit different IPs, on-chip interconnection design, verification, and SoC integration with them.