Low Power and Low Area CMOS Capacitance Multiplier

Abstract

A low power and low area voltage mode CMOS capacitance multiplication technique is presented. The multiplication factor is conveniently given by the transconductance ratio of two transistors, thereby improving the immunity to process and temperature variations. A low power wide range adjustable relaxation oscillator is presented as application.