Predicting System Level ESD Robustness Using a Comprehensive Modelling Approach

Abstract

The system level ESD robustness of ICs is simulated including all external components. An electro-thermal model is calibrated to power profiles of IC failures. Results provide great confidence for prediction of the joint effectiveness of board- or chip-level protection in reaction to changing system requirements or to different ESD guns.