Y. Wang, B. Cheng, X. Wang, E. Towie, C. Riddet, A. Brown, S. Amoroso, L. Wang, D. Reid, X. Liu, J. Kang, A. Asenov
{"title":"Variability-aware TCAD based design-technology co-optimization platform for 7nm node nanowire and beyond","authors":"Y. Wang, B. Cheng, X. Wang, E. Towie, C. Riddet, A. Brown, S. Amoroso, L. Wang, D. Reid, X. Liu, J. Kang, A. Asenov","doi":"10.1109/VLSIT.2016.7573423","DOIUrl":null,"url":null,"abstract":"In this work, a design-technology co-optimization (DTCO) platform for 7nm node nanowire and beyond is demonstrated for the first time. The platform extends from predictive TCAD simulations through compact model extraction to circuit simulation. The impact of different cross-section geometries, design of experiment, parasitic effects, global variation and local variation are accurately and efficiently examined to provide insights for variability-aware device/circuit co-optimization.","PeriodicalId":129300,"journal":{"name":"2016 IEEE Symposium on VLSI Technology","volume":"69 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2016-06-14","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"5","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2016 IEEE Symposium on VLSI Technology","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSIT.2016.7573423","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 5
Abstract
In this work, a design-technology co-optimization (DTCO) platform for 7nm node nanowire and beyond is demonstrated for the first time. The platform extends from predictive TCAD simulations through compact model extraction to circuit simulation. The impact of different cross-section geometries, design of experiment, parasitic effects, global variation and local variation are accurately and efficiently examined to provide insights for variability-aware device/circuit co-optimization.