Development of fluxless flip chip reflow process for high density flip chip interconnect

S. Lim, M. Ding, Jong-Kai Lin, V. S. Rao
{"title":"Development of fluxless flip chip reflow process for high density flip chip interconnect","authors":"S. Lim, M. Ding, Jong-Kai Lin, V. S. Rao","doi":"10.1109/EPTC.2015.7412342","DOIUrl":null,"url":null,"abstract":"In flip chip technology, flux is widely used to clean the surface of the solder bumps and the surfaces to be soldered for good wetting of the solder bumps on the conductive bond pads [1]. Moreover, flux helps to keep the flipped chip in position and hold it during die placement and the subsequent reflow process. However, this flux-containing reflow can cause problems and inconveniences. For example, volatile materials are generated when organic fluxes decompose during heating. These volatiles could be trapped in the molten solder and form voids, which degrade mechanical and electrical properties of the solder joints, and affect the subsequent chip bonding process [2]. In addition, flux residues adversely affect underfill interfacial adhesion in the flip chip assembly process. Flux residues must therefore be removed, which is typically done through post-reflow cleaning. With no-clean fluxes, which include a small amount of activators to minimize residues, there is a tradeoff between reduced residues and diminished flux performance. Because of the problems associated with organic fluxes, there is a need to study the fluxless solder reflow process [3]. In this paper, we study the fluxless flip chip reflow process and evaluated the reliability performance for 2 different test dies onto the 100um thin 2.5D TSV Si interposer using a temporary adhesive material. The assembled sample is then subjected to a lead-free reflow profile in vacuum oven with forming acid. One advantage of the temporary adhesive material is that it will evaporate at reflow temperature. Results showed that both test dies passed moisture sensitivity level test level 3 under Jedec standard J-STD-020 (30°C/60%RH) for 192 hours without any underfill delamination.","PeriodicalId":418705,"journal":{"name":"2015 IEEE 17th Electronics Packaging and Technology Conference (EPTC)","volume":"108 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2015-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"7","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2015 IEEE 17th Electronics Packaging and Technology Conference (EPTC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/EPTC.2015.7412342","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 7

Abstract

In flip chip technology, flux is widely used to clean the surface of the solder bumps and the surfaces to be soldered for good wetting of the solder bumps on the conductive bond pads [1]. Moreover, flux helps to keep the flipped chip in position and hold it during die placement and the subsequent reflow process. However, this flux-containing reflow can cause problems and inconveniences. For example, volatile materials are generated when organic fluxes decompose during heating. These volatiles could be trapped in the molten solder and form voids, which degrade mechanical and electrical properties of the solder joints, and affect the subsequent chip bonding process [2]. In addition, flux residues adversely affect underfill interfacial adhesion in the flip chip assembly process. Flux residues must therefore be removed, which is typically done through post-reflow cleaning. With no-clean fluxes, which include a small amount of activators to minimize residues, there is a tradeoff between reduced residues and diminished flux performance. Because of the problems associated with organic fluxes, there is a need to study the fluxless solder reflow process [3]. In this paper, we study the fluxless flip chip reflow process and evaluated the reliability performance for 2 different test dies onto the 100um thin 2.5D TSV Si interposer using a temporary adhesive material. The assembled sample is then subjected to a lead-free reflow profile in vacuum oven with forming acid. One advantage of the temporary adhesive material is that it will evaporate at reflow temperature. Results showed that both test dies passed moisture sensitivity level test level 3 under Jedec standard J-STD-020 (30°C/60%RH) for 192 hours without any underfill delamination.
高密度倒装互连无焊剂倒装芯片回流工艺的发展
在倒装芯片技术中,助焊剂被广泛用于清洁焊点表面和待焊表面,以使导电焊盘上的焊点良好润湿[1]。此外,助焊剂有助于保持翻转芯片的位置,并在模具放置和随后的回流过程中保持它。然而,这种含助焊剂的回流液会引起问题和不便。例如,当加热过程中有机助熔剂分解时,会产生挥发性物质。这些挥发物可能会被困在熔融焊料中形成空洞,从而降低焊点的机械和电气性能,并影响随后的芯片键合过程[2]。此外,在倒装芯片组装过程中,焊剂残留会对衬底界面的粘附产生不利影响。因此,必须清除焊剂残留物,这通常通过回流后清洗来完成。对于不清洁的助焊剂,其中包括少量的活化剂,以尽量减少残留物,在减少残留物和降低助焊剂性能之间存在权衡。由于与有机助焊剂相关的问题,有必要研究无助焊剂回流工艺[3]。在本文中,我们研究了无焊剂倒装芯片的回流工艺,并评估了2种不同的测试模具在100um薄2.5D TSV Si中间层上使用临时粘合材料的可靠性性能。然后将组装好的样品在真空烘箱中用成型酸进行无铅再流处理。临时粘接材料的一个优点是它会在回流温度下蒸发。结果表明,在Jedec标准J-STD-020(30°C/60%RH)条件下,连续192小时,两种测试模具均通过3级湿敏等级测试,无底填料分层现象。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信