Novel polysilicon sidewall gate silicon-on-sapphire MOSFET for power amplifier applications

R.A. Johnson, S. Kasa, P. de la Houssaye, G. Garcia, I. Lagnado, P. Asbeck
{"title":"Novel polysilicon sidewall gate silicon-on-sapphire MOSFET for power amplifier applications","authors":"R.A. Johnson, S. Kasa, P. de la Houssaye, G. Garcia, I. Lagnado, P. Asbeck","doi":"10.1109/SOI.1997.634970","DOIUrl":null,"url":null,"abstract":"We report the processing and DC and microwave characteristics of a novel thin-film silicon-on-sapphire MOS transistor which utilizes a sidewall process to realize a deep sub-micron gate length without the use of lithography. The device also incorporates an asymmetric lightly doped drain region for high breakdown voltage. Devices with 0.15 and 0.25 /spl mu/m gate lengths have been fabricated. A FET with a 0.25 /spl mu/m gate length and 1.0 /spl mu/m LDD length had an f/sub t/=9 GHz, f/sub max/=27 GHz and breakdown voltage of 13 volts.","PeriodicalId":344728,"journal":{"name":"1997 IEEE International SOI Conference Proceedings","volume":"27 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1997-10-06","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"5","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"1997 IEEE International SOI Conference Proceedings","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SOI.1997.634970","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 5

Abstract

We report the processing and DC and microwave characteristics of a novel thin-film silicon-on-sapphire MOS transistor which utilizes a sidewall process to realize a deep sub-micron gate length without the use of lithography. The device also incorporates an asymmetric lightly doped drain region for high breakdown voltage. Devices with 0.15 and 0.25 /spl mu/m gate lengths have been fabricated. A FET with a 0.25 /spl mu/m gate length and 1.0 /spl mu/m LDD length had an f/sub t/=9 GHz, f/sub max/=27 GHz and breakdown voltage of 13 volts.
用于功率放大器的新型多晶硅侧壁栅极蓝宝石上硅MOSFET
我们报道了一种新型薄膜蓝宝石上硅MOS晶体管的加工和直流和微波特性,该晶体管利用侧壁工艺实现了深亚微米栅极长度,而不使用光刻技术。该器件还包含用于高击穿电压的非对称轻掺杂漏极区。已经制造了栅极长度为0.15和0.25 /spl mu/m的器件。栅极长度为0.25 /spl mu/m、LDD长度为1.0 /spl mu/m的场效应管的f/sub t/=9 GHz, f/sub max/=27 GHz,击穿电压为13伏。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信