A novel low-side structure for OPTVLD-SPIC technologically compatible with BiCMOS

Junji Cheng, Xingbi Chen
{"title":"A novel low-side structure for OPTVLD-SPIC technologically compatible with BiCMOS","authors":"Junji Cheng, Xingbi Chen","doi":"10.1109/ISPSD.2013.6694444","DOIUrl":null,"url":null,"abstract":"A novel low-side structure based on the optimum variation lateral doping (OPTVLD) technique, which is formed by many inner VDMOS cells combining an outermost LDMOS, is realized in the 0.8μm BiCMOS-compatible technology. With the benefit of the additional vertical cells, it presents a low specific on-resistance with high breakdown voltage, which significantly advances the prior art. Furthermore, since this low-side structure is capable of being integrated with high-side structure and circuits on a single chip, through the low-cost self-isolation (SI) technology, it is very attractive for fabricating the smart power IC (SPIC) better and cheaper.","PeriodicalId":175520,"journal":{"name":"2013 25th International Symposium on Power Semiconductor Devices & IC's (ISPSD)","volume":"59 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2013-05-26","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2013 25th International Symposium on Power Semiconductor Devices & IC's (ISPSD)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ISPSD.2013.6694444","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3

Abstract

A novel low-side structure based on the optimum variation lateral doping (OPTVLD) technique, which is formed by many inner VDMOS cells combining an outermost LDMOS, is realized in the 0.8μm BiCMOS-compatible technology. With the benefit of the additional vertical cells, it presents a low specific on-resistance with high breakdown voltage, which significantly advances the prior art. Furthermore, since this low-side structure is capable of being integrated with high-side structure and circuits on a single chip, through the low-cost self-isolation (SI) technology, it is very attractive for fabricating the smart power IC (SPIC) better and cheaper.
与BiCMOS技术兼容的新型OPTVLD-SPIC低侧结构
采用0.8μm bicmos兼容技术,实现了一种基于最优变差横向掺杂(optld)技术的新型低侧结构,该结构由多个内部VDMOS单元结合最外层LDMOS组成。由于额外的垂直电池的好处,它呈现出低比导通电阻和高击穿电压,这大大推进了现有技术。此外,由于这种低侧结构能够与高侧结构和电路集成在单个芯片上,通过低成本的自隔离(SI)技术,它对制造智能功率IC (SPIC)具有很大的吸引力。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信