Advanced process technology for a 40-GHz fT self-aligned bipolar LSI

T. Hashimoto, S. Satoh, K. Yagi, Y. Tamaki, T. Shiba
{"title":"Advanced process technology for a 40-GHz fT self-aligned bipolar LSI","authors":"T. Hashimoto, S. Satoh, K. Yagi, Y. Tamaki, T. Shiba","doi":"10.1109/BIPOL.1994.587864","DOIUrl":null,"url":null,"abstract":"This paper describes an optimum rapid thermal processing technology which is suitable for a 40 GHz cut-off frequency (fT) bipolar LSI. Three new techniques have been developed for this purpose. One is in-situ phosphorus doped polysilicon (IDP) emitter technique for reducing thermal budget. Rapid thermal annealing (RTA) technique is used to reduce the emitter-base junction leakage current and to form a shallow junction. And low damage dry etching technique reduces thermal budget for recovery of silicon surface. Using this new technology, high fT of 40 GHz and low E-B junction leakage current have been achieved.","PeriodicalId":373721,"journal":{"name":"Proceedings of IEEE Bipolar/BiCMOS Circuits and Technology Meeting","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1994-10-10","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of IEEE Bipolar/BiCMOS Circuits and Technology Meeting","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/BIPOL.1994.587864","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

Abstract

This paper describes an optimum rapid thermal processing technology which is suitable for a 40 GHz cut-off frequency (fT) bipolar LSI. Three new techniques have been developed for this purpose. One is in-situ phosphorus doped polysilicon (IDP) emitter technique for reducing thermal budget. Rapid thermal annealing (RTA) technique is used to reduce the emitter-base junction leakage current and to form a shallow junction. And low damage dry etching technique reduces thermal budget for recovery of silicon surface. Using this new technology, high fT of 40 GHz and low E-B junction leakage current have been achieved.
40ghz fT自对准双极LSI的先进工艺技术
本文介绍了一种适用于40 GHz截止频率双极LSI的最佳快速热处理工艺。为此目的开发了三种新技术。一种是原位磷掺杂多晶硅(IDP)发射极技术,用于减少热收支。采用快速热退火(RTA)技术降低了发射极结漏电流,形成了一个浅结。低损伤干刻蚀技术减少了硅表面回收的热预算。利用这种新技术,实现了40 GHz的高fT和低E-B结漏电流。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信