Power-On Current Control In Sleep Transistor Implementations

Abstract

Various current control techniques are described to limit current surge when sleep transistor are turned on to power a design. Advantages and disadvantages in the techniques are also discussed. The trade-off consideration on power-on latency adds more challenges in the current control in sleep transistor implementations which is addressed in the paper