A 90nm 10-bit 1GS/s current-steering DAC with 1-V supply voltage

Chueh-Hao Yu, Ching-Hsuan Hsieh, T. Shia, Wen-Tzao Chen
{"title":"A 90nm 10-bit 1GS/s current-steering DAC with 1-V supply voltage","authors":"Chueh-Hao Yu, Ching-Hsuan Hsieh, T. Shia, Wen-Tzao Chen","doi":"10.1109/VDAT.2008.4542461","DOIUrl":null,"url":null,"abstract":"This paper discusses the design of a 90 nm CMOS IV 10-bit lGS/s current-steering D/A converter. The proposed design operates under low supply voltage of IV and gives a large differential full- scale output of 0.5 Vppd. A wide full-scale current range of 2-10 mA is designed and the output impedance of the DAC is optimized for different full-scale currents by a bias circuit related to them. The post-layout simulation results show that the SFDR and ENOB are 50.64 dBc and 7.86 bit respectively with a full-scale 308.59 MHz input at lGS/s and more than 50 dB and 8 bit respectively when the signal bandwidth is less than 200 MHz. The converter consumes a total power of 23 mW at 1 V supply. It is designed for 90 nm CMOS technology and has an active area of 0.47 mm2.","PeriodicalId":156790,"journal":{"name":"2008 IEEE International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","volume":"19 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2008-04-23","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"8","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2008 IEEE International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VDAT.2008.4542461","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 8

Abstract

This paper discusses the design of a 90 nm CMOS IV 10-bit lGS/s current-steering D/A converter. The proposed design operates under low supply voltage of IV and gives a large differential full- scale output of 0.5 Vppd. A wide full-scale current range of 2-10 mA is designed and the output impedance of the DAC is optimized for different full-scale currents by a bias circuit related to them. The post-layout simulation results show that the SFDR and ENOB are 50.64 dBc and 7.86 bit respectively with a full-scale 308.59 MHz input at lGS/s and more than 50 dB and 8 bit respectively when the signal bandwidth is less than 200 MHz. The converter consumes a total power of 23 mW at 1 V supply. It is designed for 90 nm CMOS technology and has an active area of 0.47 mm2.
90nm 10位1GS/s电流转向DAC,电源电压为1v
本文讨论了一种90 nm CMOS IV型10位lGS/s电流转向数模转换器的设计。所提出的设计在低电压下工作,并提供0.5 Vppd的大差分满量程输出。设计了2- 10ma的宽满量程电流范围,并通过与之相关的偏置电路优化了DAC的输出阻抗,以适应不同的满量程电流。布局后仿真结果表明,在lGS/s下满量程输入为308.59 MHz时,SFDR和ENOB分别为50.64 dBc和7.86 bit;在信号带宽小于200 MHz时,SFDR和ENOB分别大于50 dB和8 bit。转换器在1v电源下消耗的总功率为23mw。它是为90纳米CMOS技术设计的,有效面积为0.47 mm2。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信