Enabling monolithic 3D image sensor using large-area monolayer transition metal dichalcogenide and logic/memory hybrid 3D+IC

Chih-Chao Yang, Kuan‐Chang Chiu, Cheng-Tse Chou, Chang-Ning Liao, Meng‐Hsi Chuang, Tung-Ying Hsieh, Wen-Hsien Huang, C. Shen, J. Shieh, W. Yeh, Yu-Hsiu Chen, Meng-Chyi Wu, Yi‐Hsien Lee
{"title":"Enabling monolithic 3D image sensor using large-area monolayer transition metal dichalcogenide and logic/memory hybrid 3D+IC","authors":"Chih-Chao Yang, Kuan‐Chang Chiu, Cheng-Tse Chou, Chang-Ning Liao, Meng‐Hsi Chuang, Tung-Ying Hsieh, Wen-Hsien Huang, C. Shen, J. Shieh, W. Yeh, Yu-Hsiu Chen, Meng-Chyi Wu, Yi‐Hsien Lee","doi":"10.1109/VLSIT.2016.7573448","DOIUrl":null,"url":null,"abstract":"A monolithic 3D image sensor is demonstrated by sequentially fabricating large-area (>2cm×2cm) monolayer (<;1nm) transition metal dichalcogenide (TMD) phototransistor array on top of a 3D logic/memory hybrid 3D+IC connected by high density interconnect. The photocurrent of the monolayer MoS2 phototransistor shows a linear response to the incident laser power density and exhibits high responsivity (>20A/W). The bottom 3D stackable poly-Si nanowire FET, fabricated by low thermal budget process (Tsub<;400°C), represents steep subthreshold swing (<;120mV/dec.) and high driving current (>200uA/um). The low driving voltage 6T SRAM shows a static noise margin (SNM) of 150 mV at VDD=0.5V. Such integration of large-area monolayer TMD phototransistor array on logic/memory hybrid 3D+IC enables the low power and low cost monolithic 3D image sensor.","PeriodicalId":129300,"journal":{"name":"2016 IEEE Symposium on VLSI Technology","volume":"5 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2016-06-14","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"11","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2016 IEEE Symposium on VLSI Technology","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSIT.2016.7573448","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 11

Abstract

A monolithic 3D image sensor is demonstrated by sequentially fabricating large-area (>2cm×2cm) monolayer (<;1nm) transition metal dichalcogenide (TMD) phototransistor array on top of a 3D logic/memory hybrid 3D+IC connected by high density interconnect. The photocurrent of the monolayer MoS2 phototransistor shows a linear response to the incident laser power density and exhibits high responsivity (>20A/W). The bottom 3D stackable poly-Si nanowire FET, fabricated by low thermal budget process (Tsub<;400°C), represents steep subthreshold swing (<;120mV/dec.) and high driving current (>200uA/um). The low driving voltage 6T SRAM shows a static noise margin (SNM) of 150 mV at VDD=0.5V. Such integration of large-area monolayer TMD phototransistor array on logic/memory hybrid 3D+IC enables the low power and low cost monolithic 3D image sensor.
采用大面积单层过渡金属二硫化物和逻辑/存储混合3D+IC实现单片3D图像传感器
通过顺序制作大面积(>2cm×2cm)单层(20A/W)的单片3D图像传感器,演示了单片3D图像传感器。采用低热预算工艺(Tsub200uA/um)制备的底部3D可堆叠多晶硅纳米线场效应管。低驱动电压6T SRAM在VDD=0.5V时的静态噪声裕度(SNM)为150 mV。将大面积单层TMD光电晶体管阵列集成在逻辑/存储混合3D+IC上,实现了低功耗、低成本的单片3D图像传感器。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信