Ryoji Noji, S. Fujie, Yuki Yoshikawa, H. Ichihara, Tomoo Inoue
{"title":"Reliability and Performance Analysis of FPGA-Based Fault Tolerant System","authors":"Ryoji Noji, S. Fujie, Yuki Yoshikawa, H. Ichihara, Tomoo Inoue","doi":"10.1109/DFT.2009.27","DOIUrl":null,"url":null,"abstract":"FPGAs are applicable to implementation of fault tolerant systems due to their reconfigurability. Such fault tolerant systems can be classified according to recovering methods: fail-soft and stand-by-redundant systems. In this work, we propose a probabilistic model for both FPGA-based fault tolerant systems, and analyze the reliability and performance of the systems. Analytical results show that there exists an appropriate choice of the implementation of fault tolerance with FPGAs between the two systems for the specification required for its application.","PeriodicalId":405651,"journal":{"name":"2009 24th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems","volume":"77 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2009-10-07","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"12","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2009 24th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/DFT.2009.27","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 12
Abstract
FPGAs are applicable to implementation of fault tolerant systems due to their reconfigurability. Such fault tolerant systems can be classified according to recovering methods: fail-soft and stand-by-redundant systems. In this work, we propose a probabilistic model for both FPGA-based fault tolerant systems, and analyze the reliability and performance of the systems. Analytical results show that there exists an appropriate choice of the implementation of fault tolerance with FPGAs between the two systems for the specification required for its application.