Intuitive and inexpensive method to evaluate flip chip bonding parameters of micro bump with wafer-level underfill material using glass substrate

J. Aw, S. Chong, Daniel Ismael Cereno, K. Teo, V. S. Rao
{"title":"Intuitive and inexpensive method to evaluate flip chip bonding parameters of micro bump with wafer-level underfill material using glass substrate","authors":"J. Aw, S. Chong, Daniel Ismael Cereno, K. Teo, V. S. Rao","doi":"10.1109/EPTC.2013.6745716","DOIUrl":null,"url":null,"abstract":"Flip chip bonding of chips coated with wafer-level underfill over optically transparent glass substrate allows ease of inspection of flip chip bonding quality immediately, without the use of equipment such as SEM, CSAM or the need for highly-trained staff to interpret results. This method is inexpensive to implement, while intuitive to the engineer identifying responses to parametric changes in the flip chip bonding process. Our work complements the existing tomography techniques used to evaluate flip chip quality and reduces the amount of laborious cross-sectioning needed, adding new perspectives to evaluating flip chip bonding quality. We identified indicators of good bonding responses to our process parameters in bonding wafer-level underfill chips over glass substrate. This allows relationships to be quickly established and phenomena to be assigned. This evaluative method was inexpensive to implement, and with results that are intuitive to interpret.","PeriodicalId":210691,"journal":{"name":"2013 IEEE 15th Electronics Packaging Technology Conference (EPTC 2013)","volume":"33 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2013-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2013 IEEE 15th Electronics Packaging Technology Conference (EPTC 2013)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/EPTC.2013.6745716","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

Flip chip bonding of chips coated with wafer-level underfill over optically transparent glass substrate allows ease of inspection of flip chip bonding quality immediately, without the use of equipment such as SEM, CSAM or the need for highly-trained staff to interpret results. This method is inexpensive to implement, while intuitive to the engineer identifying responses to parametric changes in the flip chip bonding process. Our work complements the existing tomography techniques used to evaluate flip chip quality and reduces the amount of laborious cross-sectioning needed, adding new perspectives to evaluating flip chip bonding quality. We identified indicators of good bonding responses to our process parameters in bonding wafer-level underfill chips over glass substrate. This allows relationships to be quickly established and phenomena to be assigned. This evaluative method was inexpensive to implement, and with results that are intuitive to interpret.
基于玻璃衬底的晶圆级衬底材料微凸点倒装芯片键合参数的直观而廉价的评估方法
在光学透明玻璃基板上涂有晶圆级衬底的芯片的倒装芯片键合,可以立即轻松检查倒装芯片键合质量,而无需使用SEM, CSAM等设备或需要训练有素的工作人员来解释结果。该方法实现成本低廉,同时对工程师直观地识别倒装芯片键合过程中参数变化的响应。我们的工作补充了用于评估倒装芯片质量的现有断层扫描技术,减少了所需的费力的横切量,为评估倒装芯片粘合质量增加了新的视角。我们确定了在玻璃基板上键合晶圆级下填充芯片的工艺参数的良好键合响应指标。这允许快速建立关系和分配现象。这种评估方法的实现成本不高,而且结果很容易解释。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信