Structural optimization of fine pitch, large die flip chip package

A. Viswanath, W. Fang, T. Chai, N. Khan, S. Sampath
{"title":"Structural optimization of fine pitch, large die flip chip package","authors":"A. Viswanath, W. Fang, T. Chai, N. Khan, S. Sampath","doi":"10.1109/EPTC.2004.1396586","DOIUrl":null,"url":null,"abstract":"In this paper we focus on the structural optimization of fine pitch, large die flip chip package by thermo mechanical analysis. At first the type of buildup substrate design that has to be used for this package is selected by conducting a comparative study of effect of four core substrate layer (2-4-2) and a two core substrate layer (2-2-2) on the overall stress distribution of the package. Second, an optimization study of package dimensions (the heat spreader dimensions, die chamber angles, structural adhesive thickness and bump size) is conducted with emphasis on the shear stress occurring at the die corner and warpage of the overall structure","PeriodicalId":370907,"journal":{"name":"Proceedings of 6th Electronics Packaging Technology Conference (EPTC 2004) (IEEE Cat. No.04EX971)","volume":"1 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2004-12-08","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"6","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings of 6th Electronics Packaging Technology Conference (EPTC 2004) (IEEE Cat. No.04EX971)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/EPTC.2004.1396586","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 6

Abstract

In this paper we focus on the structural optimization of fine pitch, large die flip chip package by thermo mechanical analysis. At first the type of buildup substrate design that has to be used for this package is selected by conducting a comparative study of effect of four core substrate layer (2-4-2) and a two core substrate layer (2-2-2) on the overall stress distribution of the package. Second, an optimization study of package dimensions (the heat spreader dimensions, die chamber angles, structural adhesive thickness and bump size) is conducted with emphasis on the shear stress occurring at the die corner and warpage of the overall structure
细间距、大芯片倒装封装结构优化
本文采用热力学分析方法对小间距大芯片倒装封装进行结构优化。首先,通过对四芯基板层(2-4-2)和两芯基板层(2-2-2)对封装整体应力分布的影响进行比较研究,选择用于该封装的堆积基板设计类型。其次,对封装尺寸(散热片尺寸、模腔角度、结构胶粘剂厚度和凸点尺寸)进行优化研究,重点研究了模具角处的剪切应力和整体结构的翘曲
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信