Chip-level electro-thermal simulation of bipolar transistor circuits

Abstract

This paper presents accurate electro-thermal circuit-level modeling of both self and mutual heating for bipolar transistor IC devices. In addition, thermal transmission line network models are used to characterize the important mutual heating among devices on a chip. The models have been implemented in a new electro-thermal analog circuit simulator, Sframe, with robust convergence due to parameter continuation methodology.