Using VHDL for Link to Synthesis Tools

Abstract

This paper presents the work done to use industry and academic synthesis tools for the hardware-software codesign of reactive systems. It emphhizes the hardware synthesis and design part by linking SIGNAL and VHDL. The SIGNAL language is used for system specification and VHDL for the link to synthesis tools. To permit a maximum of flexibility, different strategies for linking are described.