Power-on contention: a reliability issue for logic devices

Abstract

Power-on contention has emerged as a new reliability concern for logic devices. A description of what power-on contention is, the reliability risk it poses (especially with shrinking device geometry) and the need to design away from this phenomenon, is given. A case study of real failure due to power-on contention will make up a large part of this presentation.