Normally-off PLED (Planar Localised Electron Device) for non-volatile memory

H. Mizuta, K. Nakazato, P. Piotrowicz, K. Itoh, T. Teshima, K. Yamaguchi, T. Shimada
{"title":"Normally-off PLED (Planar Localised Electron Device) for non-volatile memory","authors":"H. Mizuta, K. Nakazato, P. Piotrowicz, K. Itoh, T. Teshima, K. Yamaguchi, T. Shimada","doi":"10.1109/VLSIT.1998.689228","DOIUrl":null,"url":null,"abstract":"An advanced Planar Localised Electron Device (PLED) is presented for use as a non-volatile and high-speed random access memory with very low power consumption. A new tunnel barrier configuration is introduced to achieve both write time shorter than 1.0 nsec and retention time over 10 years. An operation scheme based on extremely high ON/OFF current ratios is demonstrated for the first time by conducting numerical simulation of tunnel currents.","PeriodicalId":402365,"journal":{"name":"1998 Symposium on VLSI Technology Digest of Technical Papers (Cat. No.98CH36216)","volume":"18 2 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1998-06-09","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"10","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"1998 Symposium on VLSI Technology Digest of Technical Papers (Cat. No.98CH36216)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSIT.1998.689228","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 10

Abstract

An advanced Planar Localised Electron Device (PLED) is presented for use as a non-volatile and high-speed random access memory with very low power consumption. A new tunnel barrier configuration is introduced to achieve both write time shorter than 1.0 nsec and retention time over 10 years. An operation scheme based on extremely high ON/OFF current ratios is demonstrated for the first time by conducting numerical simulation of tunnel currents.
用于非易失性存储器的正常关闭PLED(平面局部电子器件)
提出了一种先进的平面局部电子器件(PLED),用于非易失性和高速随机存取存储器,具有非常低的功耗。引入了一种新的隧道屏障配置,以实现写入时间小于1.0 nsec和保留时间超过10年的目标。通过对隧道电流的数值模拟,首次论证了一种基于极高开/关电流比的操作方案。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信