CMOS low-noise amplifier with shunt-peaking load for group 1∼3 MB-OFDM ultra-wideband wireless receiver

Zhe-Yang Huang, Che-Cheng Huang, Chun-Chieh Chen, C. Hung, C. Jou
{"title":"CMOS low-noise amplifier with shunt-peaking load for group 1∼3 MB-OFDM ultra-wideband wireless receiver","authors":"Zhe-Yang Huang, Che-Cheng Huang, Chun-Chieh Chen, C. Hung, C. Jou","doi":"10.1109/VDAT.2008.4542460","DOIUrl":null,"url":null,"abstract":"In this paper, a CMOS low-noise amplifier (LNA) is designed for ultra-wideband (UWB) wireless receiver system. The design consists of a wideband input impedance matching network, two stage cascode amplifiers with shunt-peaking load and an output buffer for measurement purpose. It was fabricated in UMC 0.18 mum standard RF CMOS process. The LNA provides 14.1 dB maximum power gain between 2.3G Hz-8.0 GH while consuming 18.6 mW (including buffer) through a 1.8 V supply. Over the 3.1 GHz-8.0 GHz frequency band, a minimum noise figure is 2.0 dB. The input return loss is lower than -7.1 dB in the entire bandwidth has also been achieved.","PeriodicalId":156790,"journal":{"name":"2008 IEEE International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","volume":"49 2 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2008-04-23","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2008 IEEE International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VDAT.2008.4542460","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 2

Abstract

In this paper, a CMOS low-noise amplifier (LNA) is designed for ultra-wideband (UWB) wireless receiver system. The design consists of a wideband input impedance matching network, two stage cascode amplifiers with shunt-peaking load and an output buffer for measurement purpose. It was fabricated in UMC 0.18 mum standard RF CMOS process. The LNA provides 14.1 dB maximum power gain between 2.3G Hz-8.0 GH while consuming 18.6 mW (including buffer) through a 1.8 V supply. Over the 3.1 GHz-8.0 GHz frequency band, a minimum noise figure is 2.0 dB. The input return loss is lower than -7.1 dB in the entire bandwidth has also been achieved.
用于组1 ~ 3mb - ofdm超宽带无线接收机的带分流峰值负载的CMOS低噪声放大器
本文设计了一种用于超宽带无线接收系统的CMOS低噪声放大器(LNA)。该设计由宽带输入阻抗匹配网络、带并联峰值负载的两级级联码放大器和用于测量目的的输出缓冲器组成。采用umc0.18 μ m标准射频CMOS工艺制备。LNA在2.3G Hz-8.0 GH之间提供14.1 dB的最大功率增益,同时通过1.8 V电源消耗18.6 mW(包括缓冲器)。在3.1 GHz ~ 8.0 GHz频段内,最小噪声系数为2.0 dB。在整个带宽范围内,也实现了输入回波损耗低于-7.1 dB。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信