Accurate determination of the main parameters from V/sub t/(V/sub b/) curves of fully-depleted SOI devices

A. Toffoli, J. Pelloie, O. Faynot, C. Raynaud, B. Giffard, J. Hartmann
{"title":"Accurate determination of the main parameters from V/sub t/(V/sub b/) curves of fully-depleted SOI devices","authors":"A. Toffoli, J. Pelloie, O. Faynot, C. Raynaud, B. Giffard, J. Hartmann","doi":"10.1109/ICMTS.1995.513948","DOIUrl":null,"url":null,"abstract":"This paper describes a simple and accurate method to extract the main technological parameters: buried oxide thickness, silicon film thickness and doping level which are used to design fully-depleted SOI devices. Both enhancement-mode and accumulation-mode devices are measured for different silicon thicknesses from 200 to 500 /spl Aring/, the parameters are extracted from the variation of the front threshold voltage with the back gate bias using the corresponding analytical models.","PeriodicalId":432935,"journal":{"name":"Proceedings International Conference on Microelectronic Test Structures","volume":"332 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1995-03-22","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"Proceedings International Conference on Microelectronic Test Structures","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICMTS.1995.513948","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

This paper describes a simple and accurate method to extract the main technological parameters: buried oxide thickness, silicon film thickness and doping level which are used to design fully-depleted SOI devices. Both enhancement-mode and accumulation-mode devices are measured for different silicon thicknesses from 200 to 500 /spl Aring/, the parameters are extracted from the variation of the front threshold voltage with the back gate bias using the corresponding analytical models.
利用全耗尽SOI器件的V/sub t/(V/sub b/)曲线准确测定主要参数
本文介绍了一种简单而准确的方法来提取用于设计全耗尽SOI器件的主要工艺参数:埋藏氧化物厚度、硅膜厚度和掺杂水平。在200 ~ 500 /spl /的硅厚度范围内,对增强模式和积累模式器件进行了测量,并利用相应的解析模型从前置阈值电压随后门偏置的变化中提取了器件参数。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信