Socket Signal Integrity Assessment for High Speed LPDDR4 Memory Test Applications

S. Harb, Emad S. Al-Momani, Bong-Seon Yu, Rajaa Alqudah
{"title":"Socket Signal Integrity Assessment for High Speed LPDDR4 Memory Test Applications","authors":"S. Harb, Emad S. Al-Momani, Bong-Seon Yu, Rajaa Alqudah","doi":"10.1109/EPTC47984.2019.9076717","DOIUrl":null,"url":null,"abstract":"As the data rate of Low Power Double Data Rate 4 (LPDDR4) memory is reaching higher speeds, it is becoming more crucial to evaluate and assess the electrical performance of the viable socket technologies in the market. This paper presents a signal integrity (SI) evaluation for gripper-type pin technology, one of the commercially available socket technologies which potentially can be enabled for high speed LPDDR4 memory test applications with a data transmission rate of up to 2.4 Gb/s. We performed three-dimensional numerical simulations with a commercially available 3D FEM (finite element method)-based full-wave software package (Ansoft HFSS). We evaluated No-Socket vs. Single-Sided gripper socket pins and compared their signal transmission characteristics. Simulation results showed that the worst case margin degradation for the single-sided gripper socket could be improved by reducing the Z-axis height of the socket pin to minimize crosstalk and achieve better performance at higher GHz frequencies.","PeriodicalId":244618,"journal":{"name":"2019 IEEE 21st Electronics Packaging Technology Conference (EPTC)","volume":"29 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2019-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2019 IEEE 21st Electronics Packaging Technology Conference (EPTC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/EPTC47984.2019.9076717","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0

Abstract

As the data rate of Low Power Double Data Rate 4 (LPDDR4) memory is reaching higher speeds, it is becoming more crucial to evaluate and assess the electrical performance of the viable socket technologies in the market. This paper presents a signal integrity (SI) evaluation for gripper-type pin technology, one of the commercially available socket technologies which potentially can be enabled for high speed LPDDR4 memory test applications with a data transmission rate of up to 2.4 Gb/s. We performed three-dimensional numerical simulations with a commercially available 3D FEM (finite element method)-based full-wave software package (Ansoft HFSS). We evaluated No-Socket vs. Single-Sided gripper socket pins and compared their signal transmission characteristics. Simulation results showed that the worst case margin degradation for the single-sided gripper socket could be improved by reducing the Z-axis height of the socket pin to minimize crosstalk and achieve better performance at higher GHz frequencies.
高速LPDDR4内存测试应用的插座信号完整性评估
随着低功耗双数据速率4 (LPDDR4)存储器的数据速率达到更高的速度,评估和评估市场上可行的插座技术的电气性能变得越来越重要。本文介绍了钳型引脚技术的信号完整性(SI)评估,钳型引脚技术是一种商用插座技术,有可能用于数据传输速率高达2.4 Gb/s的高速LPDDR4存储器测试应用。我们使用市售的基于三维有限元(有限元法)的全波软件包(Ansoft HFSS)进行了三维数值模拟。我们评估了无插座与单面夹具插座销,并比较了他们的信号传输特性。仿真结果表明,通过降低插座引脚的z轴高度,可以改善单面夹持插座的最坏情况下的边际退化,从而最大限度地减少串扰,并在更高GHz频率下获得更好的性能。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信