Po-Chou Lin, Chao-Hsuan Hsu, J.C.-M. Li, Chih-Ming Chiang, C. Pan
{"title":"Phase noise testing of single chip TV tuners","authors":"Po-Chou Lin, Chao-Hsuan Hsu, J.C.-M. Li, Chih-Ming Chiang, C. Pan","doi":"10.1109/VDAT.2008.4542473","DOIUrl":null,"url":null,"abstract":"Phase noise testing for TV tuners is time consuming and expensive because of the great number of TV channels. This paper presents a hierarchical simulation method for a complex single chip TV tuner. Based on the simulation results, an effective and economic test method is proposed to save the test application time. This method determines the most effective channels and frequencies to test so the number of phase noise measurements is reduced. Experimental results on commercial chips show that our proposed method reduces the test time by a factor often without test escapes.","PeriodicalId":156790,"journal":{"name":"2008 IEEE International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","volume":"13 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2008-04-23","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2008 IEEE International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VDAT.2008.4542473","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 0
Abstract
Phase noise testing for TV tuners is time consuming and expensive because of the great number of TV channels. This paper presents a hierarchical simulation method for a complex single chip TV tuner. Based on the simulation results, an effective and economic test method is proposed to save the test application time. This method determines the most effective channels and frequencies to test so the number of phase noise measurements is reduced. Experimental results on commercial chips show that our proposed method reduces the test time by a factor often without test escapes.