A novel 6.4 /spl mu/m/sup 2/ full-CMOS SRAM cell with aspect ratio of 0.63 in a high-performance 0.25 /spl mu/m-generation CMOS technology

K.J. Kim, J. Youn, S. Kim, J. Kim, S.H. Hwang, K.T. Kim, Y. Shin
{"title":"A novel 6.4 /spl mu/m/sup 2/ full-CMOS SRAM cell with aspect ratio of 0.63 in a high-performance 0.25 /spl mu/m-generation CMOS technology","authors":"K.J. Kim, J. Youn, S. Kim, J. Kim, S.H. Hwang, K.T. Kim, Y. Shin","doi":"10.1109/VLSIT.1998.689202","DOIUrl":null,"url":null,"abstract":"Summary form only given. A unique 6.4 /spl mu/m/sup 2/ 6Tr. SRAM cell has been developed using an advanced CMOS technology implemented in 0.25 /spl mu/m design rule for high density and high speed applications. Very small aspect ratio of 0.63 has been achieved for the cell design. Special features in the layout are parallel active regions and orthogonal gate electrodes, all bar shape. Stable cell operation has been obtained at 0.5 V.","PeriodicalId":402365,"journal":{"name":"1998 Symposium on VLSI Technology Digest of Technical Papers (Cat. No.98CH36216)","volume":"95 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"1998-06-09","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"1998 Symposium on VLSI Technology Digest of Technical Papers (Cat. No.98CH36216)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VLSIT.1998.689202","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

Summary form only given. A unique 6.4 /spl mu/m/sup 2/ 6Tr. SRAM cell has been developed using an advanced CMOS technology implemented in 0.25 /spl mu/m design rule for high density and high speed applications. Very small aspect ratio of 0.63 has been achieved for the cell design. Special features in the layout are parallel active regions and orthogonal gate electrodes, all bar shape. Stable cell operation has been obtained at 0.5 V.
一种新颖的6.4 /spl mu/m/sup 2/全CMOS SRAM单元,采用高性能的0.25 /spl mu/m一代CMOS技术,纵横比为0.63
只提供摘要形式。独特的6.4 /spl mu/m/sup 2/ 6Tr。SRAM单元采用先进的CMOS技术开发,实现0.25 /spl mu/m的设计规则,适用于高密度和高速应用。电池设计的纵横比非常小,仅为0.63。在布局上的特点是平行有源区和正交栅电极,都是条形的。在0.5 V下获得了稳定的电池操作。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信