Yield improvement by reducing charge-up damage of double polysilicon capacitors during via etch

Abstract

The charge-up damage on polysilicon capacitors during via etch has been investigated in flash memory devices by varying aspect ratio, power, strip, surface ratio and etch process. A possible explanation of the damage is presented.