A 2.4-GHz 0.18-μm CMOS doubly balanced mixer with high linearity

So-Yu Chao, Ching-Yuan Yang
{"title":"A 2.4-GHz 0.18-μm CMOS doubly balanced mixer with high linearity","authors":"So-Yu Chao, Ching-Yuan Yang","doi":"10.1109/VDAT.2008.4542459","DOIUrl":null,"url":null,"abstract":"A 2.4 GHz CMOS doubly balanced differential mixer with high linearity is presented in this paper. The differential mixer, fabricated with the 0.18 mum 1P6M CMOS process, uses direct-coupled strategy to increase linearity. The operating frequencies of RF, LO, and IF ports are 2.4 GHz, 2.25 GHz, and 150 MHz, respectively. The measured results of the proposed mixer exhibit 5.5 dB of conversion loss, +2 dBm of PldB compression point, +4.2 dBm of OIP3 and +9.2 dBm of IIP3 under a 4 dBm LO power and a 1.8 V supply voltage. The circuit dissipates 9 mW in the core and 9 mW in the output buffer. The chip area without pads is 0.014 mm2.","PeriodicalId":156790,"journal":{"name":"2008 IEEE International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","volume":"102 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2008-04-23","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"7","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2008 IEEE International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VDAT.2008.4542459","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 7

Abstract

A 2.4 GHz CMOS doubly balanced differential mixer with high linearity is presented in this paper. The differential mixer, fabricated with the 0.18 mum 1P6M CMOS process, uses direct-coupled strategy to increase linearity. The operating frequencies of RF, LO, and IF ports are 2.4 GHz, 2.25 GHz, and 150 MHz, respectively. The measured results of the proposed mixer exhibit 5.5 dB of conversion loss, +2 dBm of PldB compression point, +4.2 dBm of OIP3 and +9.2 dBm of IIP3 under a 4 dBm LO power and a 1.8 V supply voltage. The circuit dissipates 9 mW in the core and 9 mW in the output buffer. The chip area without pads is 0.014 mm2.
2.4 ghz 0.18 μm CMOS双平衡高线性混频器
介绍了一种2.4 GHz高线性度的CMOS双平衡差动混频器。差动混频器采用0.18 μ m 1P6M CMOS工艺制造,采用直接耦合策略来增加线性度。RF、LO和IF接口的工作频率分别为2.4 GHz、2.25 GHz和150mhz。在4 dBm低电压和1.8 V供电电压下,该混频器的转换损耗为5.5 dB, PldB压缩点为+2 dBm, OIP3为+4.2 dBm, IIP3为+9.2 dBm。电路在核心和输出缓冲器中分别耗散9mw和9mw。不含衬垫的芯片面积为0.014 mm2。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信