Delta-I noise avoidance methodology for high performance chip designs [CMOS microprocessors]

Abstract

A methodology which controls induced di/dt noise for high performance chip designs is described. Delta-I modeling and analysis for the chip, module and card is used to define a strategy and effectiveness of various decoupling schemes over a broad frequency range.