Non-destructive inverse modeling of copper interconnect structure for 90nm technology node

T. Kunikiyo, T. Watanabe, T. Kanamoto, H. Asazato, M. Shirota, K. Eikyu, Y. Ajioka, H. Makino, K. Ishikawa, S. Iwade, Y. Inoue, K. Yamashita, M. Kobayashi, A. Gohda, Y. Oda, R. Yamaguchi, H. Umimoto, K. Ohtani
{"title":"Non-destructive inverse modeling of copper interconnect structure for 90nm technology node","authors":"T. Kunikiyo, T. Watanabe, T. Kanamoto, H. Asazato, M. Shirota, K. Eikyu, Y. Ajioka, H. Makino, K. Ishikawa, S. Iwade, Y. Inoue, K. Yamashita, M. Kobayashi, A. Gohda, Y. Oda, R. Yamaguchi, H. Umimoto, K. Ohtani","doi":"10.1109/SISPAD.2003.1233630","DOIUrl":null,"url":null,"abstract":"We propose non-destructive inverse modeling of copper interconnect cross-sectional structures, which reproduces the pitch dependence of intraand interlayer coupling capacitance parasitic to the interconnect. The coupling capacitances, as well as fringing capacitance, are measured by a proposed test structure based on the charge-based capacitance measurement (CBCM) method (J. C. Chen et al., Tech. Dig. of IEDM, p.69-72, 1996). The present methodology not only provides accurate assessment of actual capacitance variation but provides valuable feedback on the variability of physical parameters such as interlayer dielectric (ILD) thickness and interconnect drawn width reduction or swelling for process control as well. It also ensures the accuracy of LPE (layout parameters extraction) for the 90 nm technology node and beyond.","PeriodicalId":220325,"journal":{"name":"International Conference on Simulation of Semiconductor Processes and Devices, 2003. SISPAD 2003.","volume":"40 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2003-09-29","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"3","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"International Conference on Simulation of Semiconductor Processes and Devices, 2003. SISPAD 2003.","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SISPAD.2003.1233630","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 3

Abstract

We propose non-destructive inverse modeling of copper interconnect cross-sectional structures, which reproduces the pitch dependence of intraand interlayer coupling capacitance parasitic to the interconnect. The coupling capacitances, as well as fringing capacitance, are measured by a proposed test structure based on the charge-based capacitance measurement (CBCM) method (J. C. Chen et al., Tech. Dig. of IEDM, p.69-72, 1996). The present methodology not only provides accurate assessment of actual capacitance variation but provides valuable feedback on the variability of physical parameters such as interlayer dielectric (ILD) thickness and interconnect drawn width reduction or swelling for process control as well. It also ensures the accuracy of LPE (layout parameters extraction) for the 90 nm technology node and beyond.
90nm工艺节点铜互连结构的无损逆建模
我们提出了铜互连截面结构的非破坏性逆建模,再现了寄生于互连的层内和层间耦合电容的节距依赖性。采用基于电荷电容测量(CBCM)方法(j.c. Chen et al., Tech. Dig)提出的测试结构来测量耦合电容和边缘电容。IEDM,第69-72页,1996年)。目前的方法不仅提供了实际电容变化的准确评估,而且为过程控制提供了有价值的物理参数变化的反馈,如层间介电(ILD)厚度和互连的拉伸宽度减小或膨胀。它还确保了90纳米及以上技术节点LPE(布局参数提取)的准确性。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:604180095
Book学术官方微信