Automating the verification of parameterized hardware using a hybrid tool

Abstract

We outline how a hybrid formal hardware verification tool that links an interactive theorem prover and an automated hardware verification tool, can verify parameterized circuits containing replicated components. We show that the approach integrates well with the hierarchical proof approach embodied in the hybrid tool.