A radix-4 soft-output Viterbi architecture

E. Haratsch, K. Fitzpatrick
{"title":"A radix-4 soft-output Viterbi architecture","authors":"E. Haratsch, K. Fitzpatrick","doi":"10.1109/VDAT.2008.4542453","DOIUrl":null,"url":null,"abstract":"A new radix-4 soft-output Viterbi architecture is presented, which achieves higher data rates than prior radix-2 SOVA designs. The proposed architecture is also more hardware-efficient than a previously reported radix-4 SOVA architecture. New circuits are presented for the generation of path metric differences, the path comparison unit, and reliability update unit. The presented architecture is suitable for highspeed applications such as magnetic recording, where data rates are currently approaching 3 Gb/s.","PeriodicalId":156790,"journal":{"name":"2008 IEEE International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","volume":"7 1","pages":"0"},"PeriodicalIF":0.0000,"publicationDate":"2008-04-23","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"1","resultStr":null,"platform":"Semanticscholar","paperid":null,"PeriodicalName":"2008 IEEE International Symposium on VLSI Design, Automation and Test (VLSI-DAT)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/VDAT.2008.4542453","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

Abstract

A new radix-4 soft-output Viterbi architecture is presented, which achieves higher data rates than prior radix-2 SOVA designs. The proposed architecture is also more hardware-efficient than a previously reported radix-4 SOVA architecture. New circuits are presented for the generation of path metric differences, the path comparison unit, and reliability update unit. The presented architecture is suitable for highspeed applications such as magnetic recording, where data rates are currently approaching 3 Gb/s.
基数4软输出Viterbi架构
提出了一种新的基数-4软输出Viterbi架构,该架构比以前的基数-2 SOVA设计实现了更高的数据速率。所建议的体系结构也比先前报道的基数4 SOVA体系结构具有更高的硬件效率。提出了路径度量差的生成电路、路径比较单元和可靠性更新单元。所提出的架构适用于高速应用,如磁记录,其中数据速率目前接近3gb /s。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
求助全文
约1分钟内获得全文 求助全文
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信