A concurrent placement and routing strategy for improving the quality of application specific memory designs

Abstract

A concurrent strategy in which placement and routing activity proceeds in parallel with circuit design and layout tasks is presented. In addition to improving the design cycle time, this strategy helps in providing an early estimate of the layout parasitics which can be used to improve the accuracy of the simulations. A 4Mb wide word DRAM has been successfully designed employing this approach.