Implementation of a dual segment architecture for a high pin count VLSI test system

Abstract

This paper describes a dual segment VLSI test system architecture. It describes the design and cost goals that led us to this architecture. It also describes the direct and indirect benefits of this architecture.