Soft error modeling, simulation, and testing at advanced technology nodes

Abstract

As feature sizes decrease, soft errors are expected to become the dominant failure mechanisms for integrated circuits. This paper discusses the challenges that design and reliability engineers will face with the manufacture and test of ICs at advanced technology nodes.