使用电压差跨导放大器的积分器电路的勘误表

Kaza Malathi Santhoshini , Sarada Musala , Avireni Srinivasulu
{"title":"使用电压差跨导放大器的积分器电路的勘误表","authors":"Kaza Malathi Santhoshini ,&nbsp;Sarada Musala ,&nbsp;Avireni Srinivasulu","doi":"10.1016/j.ssel.2020.12.002","DOIUrl":null,"url":null,"abstract":"<div><p>This paper illustrates a novel design of voltage-mode integrator using the active element, namely voltage difference transconductance amplifier (VDTA). The proposed circuit only requires one VDTA element and a single capacitor. This provides more beneficial for the fabrication of ICs in VLSI design. The designed circuit works with ±0.9 V supply voltage, uses a bias current of order 150 μA. And also, the transconductance (g<sub>m</sub>) is electronically tunable with the bias current. The proposed circuit is designed in a gpdk 180 nm CMOS process using a Cadence Virtuoso tool and also has the power dissipation of order 270 µW. The simulation results are functionally verified through experiment with the commercially available ICs LM13700. The proposed VDTA based integrator is highly useful in the dual slope/integrating type analogue to digital converters for higher resolutions.</p></div>","PeriodicalId":101175,"journal":{"name":"Solid State Electronics Letters","volume":"2 ","pages":"Pages 109-114"},"PeriodicalIF":0.0000,"publicationDate":"2020-12-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"https://sci-hub-pdf.com/10.1016/j.ssel.2020.12.002","citationCount":"1","resultStr":"{\"title\":\"Corrigendum to: An Integrator Circuit Using Voltage Difference Transconductance Amplifier\",\"authors\":\"Kaza Malathi Santhoshini ,&nbsp;Sarada Musala ,&nbsp;Avireni Srinivasulu\",\"doi\":\"10.1016/j.ssel.2020.12.002\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"<div><p>This paper illustrates a novel design of voltage-mode integrator using the active element, namely voltage difference transconductance amplifier (VDTA). The proposed circuit only requires one VDTA element and a single capacitor. This provides more beneficial for the fabrication of ICs in VLSI design. The designed circuit works with ±0.9 V supply voltage, uses a bias current of order 150 μA. And also, the transconductance (g<sub>m</sub>) is electronically tunable with the bias current. The proposed circuit is designed in a gpdk 180 nm CMOS process using a Cadence Virtuoso tool and also has the power dissipation of order 270 µW. The simulation results are functionally verified through experiment with the commercially available ICs LM13700. The proposed VDTA based integrator is highly useful in the dual slope/integrating type analogue to digital converters for higher resolutions.</p></div>\",\"PeriodicalId\":101175,\"journal\":{\"name\":\"Solid State Electronics Letters\",\"volume\":\"2 \",\"pages\":\"Pages 109-114\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2020-12-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"https://sci-hub-pdf.com/10.1016/j.ssel.2020.12.002\",\"citationCount\":\"1\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"Solid State Electronics Letters\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://www.sciencedirect.com/science/article/pii/S2589208820300284\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"Solid State Electronics Letters","FirstCategoryId":"1085","ListUrlMain":"https://www.sciencedirect.com/science/article/pii/S2589208820300284","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 1

摘要

本文介绍了一种利用有源元件——电压差跨导放大器(VDTA)的电压型积分器的新设计。所提出的电路只需要一个VDTA元件和一个电容。这为超大规模集成电路设计中集成电路的制作提供了更有利的条件。设计的电路工作在±0.9 V电源电压下,使用150 μA数量级的偏置电流。此外,跨导(gm)是电子调谐与偏置电流。该电路采用gpdk 180 nm CMOS工艺,使用Cadence Virtuoso工具设计,功耗为270 μ W。通过LM13700商用集成电路的实验验证了仿真结果的功能。所提出的基于VDTA的积分器在高分辨率的双斜率/积分型模拟数字转换器中非常有用。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
Corrigendum to: An Integrator Circuit Using Voltage Difference Transconductance Amplifier

This paper illustrates a novel design of voltage-mode integrator using the active element, namely voltage difference transconductance amplifier (VDTA). The proposed circuit only requires one VDTA element and a single capacitor. This provides more beneficial for the fabrication of ICs in VLSI design. The designed circuit works with ±0.9 V supply voltage, uses a bias current of order 150 μA. And also, the transconductance (gm) is electronically tunable with the bias current. The proposed circuit is designed in a gpdk 180 nm CMOS process using a Cadence Virtuoso tool and also has the power dissipation of order 270 µW. The simulation results are functionally verified through experiment with the commercially available ICs LM13700. The proposed VDTA based integrator is highly useful in the dual slope/integrating type analogue to digital converters for higher resolutions.

求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信