S. Raju, Narasimman Neelakantan, Serine Soh, D. Ho, R. Singh
{"title":"集成调压器的薄膜磁感应设计策略","authors":"S. Raju, Narasimman Neelakantan, Serine Soh, D. Ho, R. Singh","doi":"10.1109/EPTC50525.2020.9315027","DOIUrl":null,"url":null,"abstract":"The optimal design of thin-film magnetic inductor is important to realize efficient fully Integrated Voltage Regulators (IVR). This work describes the origin of the power losses within inductor while switching at high frequency, and proposes an inductor selection strategy that is able to maximize efficiency for a desired operating condition. The optimization strategy was employed to design an inductor for IVR application which is switching at 50 MHz. To show the effectiveness of the proposed strategy, the thin-film magnetic inductor was fabricated and integrated with CMOS ASIC to realize an 8-phase IVR that yielded a peak efficiency of 85% over a wide load range of 1.5 A.","PeriodicalId":6790,"journal":{"name":"2020 IEEE 22nd Electronics Packaging Technology Conference (EPTC)","volume":"21 5 1","pages":"159-161"},"PeriodicalIF":0.0000,"publicationDate":"2020-12-02","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Thin-Film Magnetic Inductor Design Strategy for Integrated Voltage Regulator\",\"authors\":\"S. Raju, Narasimman Neelakantan, Serine Soh, D. Ho, R. Singh\",\"doi\":\"10.1109/EPTC50525.2020.9315027\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The optimal design of thin-film magnetic inductor is important to realize efficient fully Integrated Voltage Regulators (IVR). This work describes the origin of the power losses within inductor while switching at high frequency, and proposes an inductor selection strategy that is able to maximize efficiency for a desired operating condition. The optimization strategy was employed to design an inductor for IVR application which is switching at 50 MHz. To show the effectiveness of the proposed strategy, the thin-film magnetic inductor was fabricated and integrated with CMOS ASIC to realize an 8-phase IVR that yielded a peak efficiency of 85% over a wide load range of 1.5 A.\",\"PeriodicalId\":6790,\"journal\":{\"name\":\"2020 IEEE 22nd Electronics Packaging Technology Conference (EPTC)\",\"volume\":\"21 5 1\",\"pages\":\"159-161\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2020-12-02\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2020 IEEE 22nd Electronics Packaging Technology Conference (EPTC)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/EPTC50525.2020.9315027\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2020 IEEE 22nd Electronics Packaging Technology Conference (EPTC)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/EPTC50525.2020.9315027","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
Thin-Film Magnetic Inductor Design Strategy for Integrated Voltage Regulator
The optimal design of thin-film magnetic inductor is important to realize efficient fully Integrated Voltage Regulators (IVR). This work describes the origin of the power losses within inductor while switching at high frequency, and proposes an inductor selection strategy that is able to maximize efficiency for a desired operating condition. The optimization strategy was employed to design an inductor for IVR application which is switching at 50 MHz. To show the effectiveness of the proposed strategy, the thin-film magnetic inductor was fabricated and integrated with CMOS ASIC to realize an 8-phase IVR that yielded a peak efficiency of 85% over a wide load range of 1.5 A.
求助内容：
应助结果提醒方式：
京公网安备 11010802042870号
