一个0.8 V ab类线性OTA使用DTMOS高频应用

2011 Fourth International Conference on Modeling, Simulation and Applied Optimization Pub Date : 2011-04-19 DOI:10.1109/ICMSAO.2011.5775478

A. Suadet, Thawatchai Thongleam, Arnon Kanjanop, Pratchayaporn Singhanath, Buncha Hirunsing, Weerasak Chuenta, V. Kasemsuwan

{"title":"一个0.8 V ab类线性OTA使用DTMOS高频应用","authors":"A. Suadet, Thawatchai Thongleam, Arnon Kanjanop, Pratchayaporn Singhanath, Buncha Hirunsing, Weerasak Chuenta, V. Kasemsuwan","doi":"10.1109/ICMSAO.2011.5775478","DOIUrl":null,"url":null,"abstract":"This paper presents a 0.8 V class-AB linear operational transconductance amplifier (OTA) using DTMOS for high-frequency applications. The circuit employs positive feedback to enhance the input impedance, and feed-forward technique to suppress the common-mode gain. The circuit is designed using 0.18 μm CMOS technology under 0.8 V supply. The simulation results show rail-to-rail input/output swing, suppressed common-mode response, and good linearity (less than −48 dB with input 0.6 Vpp, 5 MHz). The power dissipation is 155 μW.","PeriodicalId":6383,"journal":{"name":"2011 Fourth International Conference on Modeling, Simulation and Applied Optimization","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2011-04-19","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"5","resultStr":"{\"title\":\"A 0.8 V class-AB linear OTA using DTMOS for high-frequency applications\",\"authors\":\"A. Suadet, Thawatchai Thongleam, Arnon Kanjanop, Pratchayaporn Singhanath, Buncha Hirunsing, Weerasak Chuenta, V. Kasemsuwan\",\"doi\":\"10.1109/ICMSAO.2011.5775478\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents a 0.8 V class-AB linear operational transconductance amplifier (OTA) using DTMOS for high-frequency applications. The circuit employs positive feedback to enhance the input impedance, and feed-forward technique to suppress the common-mode gain. The circuit is designed using 0.18 μm CMOS technology under 0.8 V supply. The simulation results show rail-to-rail input/output swing, suppressed common-mode response, and good linearity (less than −48 dB with input 0.6 Vpp, 5 MHz). The power dissipation is 155 μW.\",\"PeriodicalId\":6383,\"journal\":{\"name\":\"2011 Fourth International Conference on Modeling, Simulation and Applied Optimization\",\"volume\":null,\"pages\":null},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2011-04-19\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"5\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2011 Fourth International Conference on Modeling, Simulation and Applied Optimization\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICMSAO.2011.5775478\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2011 Fourth International Conference on Modeling, Simulation and Applied Optimization","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICMSAO.2011.5775478","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 5

摘要

本文提出了一种用于高频应用的0.8 V ab类线性运算跨导放大器(OTA)。该电路采用正反馈增强输入阻抗，前馈技术抑制共模增益。电路采用0.18 μm CMOS工艺设计，电源电压为0.8 V。仿真结果表明，该系统轨对轨输入/输出摆幅、共模响应抑制、线性度好(输入0.6 Vpp、5 MHz时小于- 48 dB)。功耗为155 μW。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

A 0.8 V class-AB linear OTA using DTMOS for high-frequency applications

This paper presents a 0.8 V class-AB linear operational transconductance amplifier (OTA) using DTMOS for high-frequency applications. The circuit employs positive feedback to enhance the input impedance, and feed-forward technique to suppress the common-mode gain. The circuit is designed using 0.18 μm CMOS technology under 0.8 V supply. The simulation results show rail-to-rail input/output swing, suppressed common-mode response, and good linearity (less than −48 dB with input 0.6 Vpp, 5 MHz). The power dissipation is 155 μW.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

2011 Fourth International Conference on Modeling, Simulation and Applied Optimization

自引率

0.00%

发文量