一种用于毫米波5G通信的CMOS带通低噪声放大器,具有优异的增益平坦度

Han-Woong Choi, Sunkyu Choi, Choul‐Young Kim
{"title":"一种用于毫米波5G通信的CMOS带通低噪声放大器,具有优异的增益平坦度","authors":"Han-Woong Choi, Sunkyu Choi, Choul‐Young Kim","doi":"10.1109/IMS30576.2020.9224097","DOIUrl":null,"url":null,"abstract":"This paper presents a two-stage 24–32 GHz low-noise amplifier (LNA) with excellent gain flatness for wide bandwidth communication applications. A new band-pass type 2-stage common-source (CS) LNA configuration using the pole-tuning technique that actively exploits the parasitic capacitance of a CMOS device is proposed for bandwidth extension with low in-band gain variation. To demonstrate the feasibility of the proposed circuit configuration, a wideband LNA is implemented using a 65-nm CMOS process. The LNA shows a gain variation of ±0.19 dB in frequency band of 24 to 32 GHz with a peak gain of 18.64 dB and a noise figure of 2.27 dB while consuming 10.0 rnA from a 1V supply. The core circuit occupies an area of 0.23 × 0.43 mm2.","PeriodicalId":6784,"journal":{"name":"2020 IEEE/MTT-S International Microwave Symposium (IMS)","volume":"1 1","pages":"329-332"},"PeriodicalIF":0.0000,"publicationDate":"2020-08-01","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"4","resultStr":"{\"title\":\"A CMOS Band-Pass Low Noise Amplifier with Excellent Gain Flatness for mm-Wave 5G Communications\",\"authors\":\"Han-Woong Choi, Sunkyu Choi, Choul‐Young Kim\",\"doi\":\"10.1109/IMS30576.2020.9224097\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"This paper presents a two-stage 24–32 GHz low-noise amplifier (LNA) with excellent gain flatness for wide bandwidth communication applications. A new band-pass type 2-stage common-source (CS) LNA configuration using the pole-tuning technique that actively exploits the parasitic capacitance of a CMOS device is proposed for bandwidth extension with low in-band gain variation. To demonstrate the feasibility of the proposed circuit configuration, a wideband LNA is implemented using a 65-nm CMOS process. The LNA shows a gain variation of ±0.19 dB in frequency band of 24 to 32 GHz with a peak gain of 18.64 dB and a noise figure of 2.27 dB while consuming 10.0 rnA from a 1V supply. The core circuit occupies an area of 0.23 × 0.43 mm2.\",\"PeriodicalId\":6784,\"journal\":{\"name\":\"2020 IEEE/MTT-S International Microwave Symposium (IMS)\",\"volume\":\"1 1\",\"pages\":\"329-332\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2020-08-01\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"4\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2020 IEEE/MTT-S International Microwave Symposium (IMS)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/IMS30576.2020.9224097\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2020 IEEE/MTT-S International Microwave Symposium (IMS)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/IMS30576.2020.9224097","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
引用次数: 4

摘要

本文提出了一种具有良好增益平坦度的两级24 - 32ghz低噪声放大器(LNA),用于宽带通信。提出了一种新的带通型2级共源LNA结构,该结构采用极点调谐技术,主动利用CMOS器件的寄生电容,用于低带内增益变化的带宽扩展。为了证明所提出的电路配置的可行性,使用65纳米CMOS工艺实现了宽带LNA。LNA在24 ~ 32 GHz频段的增益变化为±0.19 dB,峰值增益为18.64 dB,噪声系数为2.27 dB,从1V电源消耗10.0 rnA。核心电路的面积为0.23 × 0.43 mm2。
本文章由计算机程序翻译,如有差异,请以英文原文为准。
A CMOS Band-Pass Low Noise Amplifier with Excellent Gain Flatness for mm-Wave 5G Communications
This paper presents a two-stage 24–32 GHz low-noise amplifier (LNA) with excellent gain flatness for wide bandwidth communication applications. A new band-pass type 2-stage common-source (CS) LNA configuration using the pole-tuning technique that actively exploits the parasitic capacitance of a CMOS device is proposed for bandwidth extension with low in-band gain variation. To demonstrate the feasibility of the proposed circuit configuration, a wideband LNA is implemented using a 65-nm CMOS process. The LNA shows a gain variation of ±0.19 dB in frequency band of 24 to 32 GHz with a peak gain of 18.64 dB and a noise figure of 2.27 dB while consuming 10.0 rnA from a 1V supply. The core circuit occupies an area of 0.23 × 0.43 mm2.
求助全文
通过发布文献求助,成功后即可免费获取论文全文。 去求助
来源期刊
自引率
0.00%
发文量
0
×
引用
GB/T 7714-2015
复制
MLA
复制
APA
复制
导出至
BibTeX EndNote RefMan NoteFirst NoteExpress
×
提示
您的信息不完整,为了账户安全,请先补充。
现在去补充
×
提示
您因"违规操作"
具体请查看互助需知
我知道了
×
提示
确定
请完成安全验证×
copy
已复制链接
快去分享给好友吧!
我知道了
右上角分享
点击右上角分享
0
联系我们:info@booksci.cn Book学术提供免费学术资源搜索服务,方便国内外学者检索中英文文献。致力于提供最便捷和优质的服务体验。 Copyright © 2023 布克学术 All rights reserved.
京ICP备2023020795号-1
ghs 京公网安备 11010802042870号
Book学术文献互助
Book学术文献互助群
群 号:481959085
Book学术官方微信