开关芯片缓冲器硬件木马隔离方案

2020 IEEE 15th International Conference on Solid-State & Integrated Circuit Technology (ICSICT) Pub Date : 2020-11-03 DOI:10.1109/ICSICT49897.2020.9278354

Xiang-Yu Li, Li-ji Wu, Xiang-min Zhang

{"title":"开关芯片缓冲器硬件木马隔离方案","authors":"Xiang-Yu Li, Li-ji Wu, Xiang-min Zhang","doi":"10.1109/ICSICT49897.2020.9278354","DOIUrl":null,"url":null,"abstract":"The destruction of cooperation technology can interdict the communication between hardware Trojans and adversaries. This paper discusses the design principles of the scrambling scheme and proposed a PUFFIN based scheme and its hardware structure for a switch chip's data buffer. Test shows that the proposed scheme is destructive for both static and sequential trigger conditions with about 288.6 k gates overhead for every bit of the data bus and 7.5 ns additional latency.","PeriodicalId":6727,"journal":{"name":"2020 IEEE 15th International Conference on Solid-State & Integrated Circuit Technology (ICSICT)","volume":"98 1","pages":"1-3"},"PeriodicalIF":0.0000,"publicationDate":"2020-11-03","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"0","resultStr":"{\"title\":\"Scheme of Hardware Trojans Isolation for Switch Chip Buffer\",\"authors\":\"Xiang-Yu Li, Li-ji Wu, Xiang-min Zhang\",\"doi\":\"10.1109/ICSICT49897.2020.9278354\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"The destruction of cooperation technology can interdict the communication between hardware Trojans and adversaries. This paper discusses the design principles of the scrambling scheme and proposed a PUFFIN based scheme and its hardware structure for a switch chip's data buffer. Test shows that the proposed scheme is destructive for both static and sequential trigger conditions with about 288.6 k gates overhead for every bit of the data bus and 7.5 ns additional latency.\",\"PeriodicalId\":6727,\"journal\":{\"name\":\"2020 IEEE 15th International Conference on Solid-State & Integrated Circuit Technology (ICSICT)\",\"volume\":\"98 1\",\"pages\":\"1-3\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2020-11-03\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"0\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2020 IEEE 15th International Conference on Solid-State & Integrated Circuit Technology (ICSICT)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/ICSICT49897.2020.9278354\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2020 IEEE 15th International Conference on Solid-State & Integrated Circuit Technology (ICSICT)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/ICSICT49897.2020.9278354","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}

引用次数: 0

摘要

破坏合作技术可以阻断硬件木马和对手之间的通信。讨论了置乱方案的设计原则，提出了一种基于PUFFIN的开关芯片数据缓冲器置乱方案及其硬件结构。测试表明，所提出的方案对静态和顺序触发条件都具有破坏性，数据总线的每位开销约为288.6 k，额外延迟为7.5 ns。

本文章由计算机程序翻译，如有差异，请以英文原文为准。

查看原文本刊更多论文

Scheme of Hardware Trojans Isolation for Switch Chip Buffer

The destruction of cooperation technology can interdict the communication between hardware Trojans and adversaries. This paper discusses the design principles of the scrambling scheme and proposed a PUFFIN based scheme and its hardware structure for a switch chip's data buffer. Test shows that the proposed scheme is destructive for both static and sequential trigger conditions with about 288.6 k gates overhead for every bit of the data bus and 7.5 ns additional latency.

求助全文

通过发布文献求助，成功后即可免费获取论文全文。去求助

来源期刊

2020 IEEE 15th International Conference on Solid-State & Integrated Circuit Technology (ICSICT)

自引率

0.00%

发文量