T. Takahashi, S. Furuta, Y. Masuda, S. Kumaragurubaran, T. Sumiya, M. Ono, Y. Hayashi, T. Shimizu, H. Suga, M. Horikawa, Y. Naitoh
{"title":"4kb非易失性纳米隙存储器(NGpM)，具有1ns编程能力","authors":"T. Takahashi, S. Furuta, Y. Masuda, S. Kumaragurubaran, T. Sumiya, M. Ono, Y. Hayashi, T. Shimizu, H. Suga, M. Horikawa, Y. Naitoh","doi":"10.1109/SNW.2012.6243334","DOIUrl":null,"url":null,"abstract":"A 4k bits nonvolatile high-speed nanogap memory device was fabricated with a newly developed vertical nanogap structure and its memory characteristics were evaluated. The newly developed vertical nanogap structures realized controllable electrode gap and higher yield compared to the initial phase lateral type nanogap structure. The structures were integrated on a CMOS chip. The specially embedded measurement circuit revealed programming speed from a low resistance state to a high resistance state (from on to off state) to be 1 ns.","PeriodicalId":6402,"journal":{"name":"2012 IEEE Silicon Nanoelectronics Workshop (SNW)","volume":null,"pages":null},"PeriodicalIF":0.0000,"publicationDate":"2012-06-10","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"4kb nonvolatile nanogap memory (NGpM) with 1 ns programming capability\",\"authors\":\"T. Takahashi, S. Furuta, Y. Masuda, S. Kumaragurubaran, T. Sumiya, M. Ono, Y. Hayashi, T. Shimizu, H. Suga, M. Horikawa, Y. Naitoh\",\"doi\":\"10.1109/SNW.2012.6243334\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"A 4k bits nonvolatile high-speed nanogap memory device was fabricated with a newly developed vertical nanogap structure and its memory characteristics were evaluated. The newly developed vertical nanogap structures realized controllable electrode gap and higher yield compared to the initial phase lateral type nanogap structure. The structures were integrated on a CMOS chip. The specially embedded measurement circuit revealed programming speed from a low resistance state to a high resistance state (from on to off state) to be 1 ns.\",\"PeriodicalId\":6402,\"journal\":{\"name\":\"2012 IEEE Silicon Nanoelectronics Workshop (SNW)\",\"volume\":null,\"pages\":null},\"PeriodicalIF\":0.0000,\"publicationDate\":\"2012-06-10\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"2012 IEEE Silicon Nanoelectronics Workshop (SNW)\",\"FirstCategoryId\":\"1085\",\"ListUrlMain\":\"https://doi.org/10.1109/SNW.2012.6243334\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"2012 IEEE Silicon Nanoelectronics Workshop (SNW)","FirstCategoryId":"1085","ListUrlMain":"https://doi.org/10.1109/SNW.2012.6243334","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
4kb nonvolatile nanogap memory (NGpM) with 1 ns programming capability
A 4k bits nonvolatile high-speed nanogap memory device was fabricated with a newly developed vertical nanogap structure and its memory characteristics were evaluated. The newly developed vertical nanogap structures realized controllable electrode gap and higher yield compared to the initial phase lateral type nanogap structure. The structures were integrated on a CMOS chip. The specially embedded measurement circuit revealed programming speed from a low resistance state to a high resistance state (from on to off state) to be 1 ns.
求助内容：
应助结果提醒方式：
京公网安备 11010802042870号
