{"title":"一个低功耗100兆赫全数字延迟锁定环路","authors":"Bum-Sik Kim, L. Kim","doi":"10.1109/ISCAS.1997.621500","DOIUrl":null,"url":null,"abstract":"All digital DLL is designed for synchronization of high frequency VLSI system with low power consumption and small area. Two new design method features are presented. First, the operation is described by Verilog HDL and verified. Second, using the circuit level simulations and optimizations, low power consumption and high speed is achieved. The simulation results show that the power consumption is 3.2 mW at 100 MHz, 2.0 V supply voltage without driver buffers; the area is 0.1 mm/sup 2/ and the proposed DLL has no jitter.","PeriodicalId":68559,"journal":{"name":"电路与系统学报","volume":"45 1","pages":"1820-1823 vol.3"},"PeriodicalIF":0.0000,"publicationDate":"1997-06-09","publicationTypes":"Journal Article","fieldsOfStudy":null,"isOpenAccess":false,"openAccessPdf":"","citationCount":"2","resultStr":"{\"title\":\"A low power 100 MHz all digital delay-locked loop\",\"authors\":\"Bum-Sik Kim, L. Kim\",\"doi\":\"10.1109/ISCAS.1997.621500\",\"DOIUrl\":null,\"url\":null,\"abstract\":\"All digital DLL is designed for synchronization of high frequency VLSI system with low power consumption and small area. Two new design method features are presented. First, the operation is described by Verilog HDL and verified. Second, using the circuit level simulations and optimizations, low power consumption and high speed is achieved. The simulation results show that the power consumption is 3.2 mW at 100 MHz, 2.0 V supply voltage without driver buffers; the area is 0.1 mm/sup 2/ and the proposed DLL has no jitter.\",\"PeriodicalId\":68559,\"journal\":{\"name\":\"电路与系统学报\",\"volume\":\"45 1\",\"pages\":\"1820-1823 vol.3\"},\"PeriodicalIF\":0.0000,\"publicationDate\":\"1997-06-09\",\"publicationTypes\":\"Journal Article\",\"fieldsOfStudy\":null,\"isOpenAccess\":false,\"openAccessPdf\":\"\",\"citationCount\":\"2\",\"resultStr\":null,\"platform\":\"Semanticscholar\",\"paperid\":null,\"PeriodicalName\":\"电路与系统学报\",\"FirstCategoryId\":\"1093\",\"ListUrlMain\":\"https://doi.org/10.1109/ISCAS.1997.621500\",\"RegionNum\":0,\"RegionCategory\":null,\"ArticlePicture\":[],\"TitleCN\":null,\"AbstractTextCN\":null,\"PMCID\":null,\"EPubDate\":\"\",\"PubModel\":\"\",\"JCR\":\"\",\"JCRName\":\"\",\"Score\":null,\"Total\":0}","platform":"Semanticscholar","paperid":null,"PeriodicalName":"电路与系统学报","FirstCategoryId":"1093","ListUrlMain":"https://doi.org/10.1109/ISCAS.1997.621500","RegionNum":0,"RegionCategory":null,"ArticlePicture":[],"TitleCN":null,"AbstractTextCN":null,"PMCID":null,"EPubDate":"","PubModel":"","JCR":"","JCRName":"","Score":null,"Total":0}
All digital DLL is designed for synchronization of high frequency VLSI system with low power consumption and small area. Two new design method features are presented. First, the operation is described by Verilog HDL and verified. Second, using the circuit level simulations and optimizations, low power consumption and high speed is achieved. The simulation results show that the power consumption is 3.2 mW at 100 MHz, 2.0 V supply voltage without driver buffers; the area is 0.1 mm/sup 2/ and the proposed DLL has no jitter.
求助内容：
应助结果提醒方式：
京公网安备 11010802042870号
